Difference between revisions of "Getting started with TI Jacinto 7 Edge AI/Introduction/SoM Overview"
(→Configuration) |
(→Configuration) |
||
| Line 37: | Line 37: | ||
<br> | <br> | ||
{| class="wikitable" style="margin: auto; text-align:center; vertical-align:middle;" | {| class="wikitable" style="margin: auto; text-align:center; vertical-align:middle;" | ||
| − | |||
| − | |||
|- | |- | ||
!| | !| | ||
Revision as of 13:27, 9 June 2021
SOM Overview
Jacinto 7 System On Module
Features
According to Texas Instruments website, Jacinto 7 SOM has the following features:
- TDA4VM/DRA829V (J721 E) processor
- Optimized power solution (PMIC)
- DRAM, LPDDR4‐3733, 4GByte total memory, support inline ECC
- Octal‐SPI NOR flash, 512Mb memory (8bit)
- HyperFlash + HyerRAM, 512Mb flash memory + 256Mb RAM
Also, it is important to mention that TDA4VM and DRA829V processors heterogeneous architecture includes:
- A mix of fixed and floating-point DSP cores
- Arm® Cortex®-A72 cores
- Matrix math acceleration for machine learning
- Integrated ISP and vision processing acceleration
- 2D and 3D GPU cores
- H.264 encode/H.265 decode acceleration
Board Distribution
For reference on where are located main components and their description, check the following image:
Error creating thumbnail: Unable to save thumbnail to destination
Image taken from Jacinto7 DRA829/TDA4VM Evaluation Module (EVM) Users Guide (Rev. A).
Configuration
The switches SW1, SW2 and SW3 are called configuration switches and
| 1280x720@30fps | 1920x1080@20fps | 3840x2160@15fps | |
|---|---|---|---|
| GstD pipeline | 30.0 | 20.0 | 15.0 |
| ROS topic | 29.912 | 20.0 | 14.991 |
| Note: This values are average for a test time of 15 seconds. | |||
