Difference between revisions of "Template:RidgeRun CUDA Optimisation Guide/TOC"

From RidgeRun Developer Connection
Jump to: navigation, search
m
m
Line 24: Line 24:
 
*[[RidgeRun CUDA Optimisation Guide/Tools/ CUDA Profiler| CUDA Profiler]]
 
*[[RidgeRun CUDA Optimisation Guide/Tools/ CUDA Profiler| CUDA Profiler]]
 
}}
 
}}
| heading4 = [[RidgeRun CUDA Optimisation Guide/Results|Results]]
+
| heading4 = [[RidgeRun CUDA Optimisation Guide/Optimisation Recipes|Optimisation Recipes]]
 
| content4 = {{Sidebar |child=yes
 
| content4 = {{Sidebar |child=yes
 
   | headingstyle = border-top: 1px solid; border-top-color: gray; font-size:small;
 
   | headingstyle = border-top: 1px solid; border-top-color: gray; font-size:small;
 
   | contentclass = hlist
 
   | contentclass = hlist
   | content8 =   
+
   | content4 =   
<!-- *[[Mixed Martial Arts Action Recognition (MARco)/Setup/Results/Labeled results|Labeled results]] -->
+
|heading5 = [[RidgeRun CUDA Optimisation Guide/Optimisation Recipes/Types of optimisations|Types of optimisations]]
*[[Mixed_Martial_Arts_Action_Recognition_(MARco)/Results#Progress_Training_the_Neural_Network|Progress training the neural network]]
+
|heading6 = [[RidgeRun CUDA Optimisation Guide/Optimisation Recipes/Coarse optimisations|<u>Coarse optimisations</u>]]
<!-- *[[Mixed Martial Arts Action Recognition (MARco)/Setup/Results/Video sample|Video sample]] -->
+
|content6 =
 +
*[[RidgeRun CUDA Optimisation Guide/Optimisation Recipes/Coarse optimisations/Workload offloading|Workload offloading]]</br>
 +
*[[RidgeRun CUDA Optimisation Guide/Optimisation Recipes/Coarse optimisations/Problem size|Problem size]]</br>
 +
*[[RidgeRun CUDA Optimisation Guide/Optimisation Recipes/Coarse optimisations/Communication overlapping|Communication overlapping]]</br>
 +
*[[RidgeRun CUDA Optimisation Guide/Optimisation Recipes/Coarse optimisations/Correct memory access patterns|Correct memory access patterns]]</br>
 +
*[[RidgeRun CUDA Optimisation Guide/Optimisation Recipes/Coarse optimisations/Inter-thread communication|Inter-thread communication]]</br>
 +
| heading7 = [[RidgeRun CUDA Optimisation Guide/Optimisation Recipes/Fine optimisations|<u>Fine optimisations</u>]]
 +
| content7 =
 +
*[[RidgeRun CUDA Optimisation Guide/Optimisation Recipes/Fine optimisations/Increase arithmetic intensity|Increase arithmetic intensity]]</br>
 +
*[[RidgeRun CUDA Optimisation Guide/Optimisation Recipes/Fine optimisations/Function approximation|Function approximation]]</br>
 +
*[[RidgeRun CUDA Optimisation Guide/Optimisation Recipes/Fine optimisations/Condition and loops replacement|Condition and loops replacement]]</br>
 +
*[[RidgeRun CUDA Optimisation Guide/Optimisation Recipes/Fine optimisations/Inlining|Inlining]]
 
}}
 
}}
| heading9 = [[Mixed Martial Arts Action Recognition (MARco)/Reproduce results|Reproduce results]]
+
 
| content9 = {{Sidebar |child=yes
 
  | headingstyle = border-top: 1px solid; border-top-color: gray; font-size:small;
 
  | contentclass = hlist
 
  | content9 = 
 
*[[Mixed_Martial_Arts_Action_Recognition_(MARco)/Reproduce_results#Run_the_pipeline_with_DVC|Train the NN with DVC]]
 
 
}}
 
}}
 
}}
 
}}

Revision as of 07:10, 6 October 2021