Xilinx ZYNQ UltraScale+ Video Encoding using GStreamer pipelines
< Xilinx ZYNQ UltraScale+ MPSoC
Revision as of 19:31, 6 December 2022 by Jrodriguez (talk | contribs) (Created page with "<noinclude> {{Xilinx ZYNQ UltraScale+ MPSoC/Head|previous=Video Encoding|next=Video Transformation|keywords=}} </noinclude> {{DISPLAYTITLE:Xilinx ZYNQ UltraScale+ Video Encod...")
 | Xilinx ZYNQ UltraScale+ MPSoC RidgeRun documentation is currently under development. |
| Xilinx ZYNQ UltraScale+ MPSoC | |
|---|---|
 | |
| Introduction | |
|
|
|
| Getting Started | |
|
|
|
| Development Flows Examples | |
|
|
The following pipelines were tested using the smartcam firmware, which is based on the kv260_ispMipiRx_vcu_DP Vitis platform provided by Xilinx. This platform contains the following input pipeline:
AR1335 camera -> AP1302 ISP -> MIPI CSI-2 RX Subsystem -> Video Frame Buffer WriteNetwork to display
For the sending pipeline please see the Video Encoding examples.
H.264
gst-launch-1.0 udpsrc port=5000 caps=application/x-rtp,media=video,clock-rate=90000,encoding-name=H264 ! rtph264depay ! h264parse ! omxh264dec ! autovideosinkH.265
gst-launch-1.0 udpsrc port=5000 caps=application/x-rtp,media=video,clock-rate=90000,encoding-name=H265 ! rtph265depay ! h265parse ! omxh265dec ! autovideosink
