Difference between revisions of "V4L2 FPGA/Introduction/Frame Grabber"
(Fix PCIe words) |
|||
| (9 intermediate revisions by 4 users not shown) | |||
| Line 1: | Line 1: | ||
<noinclude> | <noinclude> | ||
| − | {{ | + | {{V4L2_FPGA/Head|previous=Introduction/Overview|next=Introduction/Sink}} |
</noinclude> | </noinclude> | ||
<!-- If you want a custom title for the page, un-comment and edit this line: | <!-- If you want a custom title for the page, un-comment and edit this line: | ||
| − | {{DISPLAYTITLE:V4L2 | + | {{DISPLAYTITLE:V4L2 FPGA - <descriptive page name>|noerror}} |
--> | --> | ||
| + | The frame grabber is a device that can capture single frames or a video stream. This device also enables high-speed image acquisition of high-resolution images with special synchronization features in real-time. It can manage the image data load from the camera to the system by utilizing the capabilities of the PCI-e or AXI bus by using the direct memory access controller in the frame grabber which frees to CPU to perform other tasks. | ||
| − | + | These systems are also able to perform other tasks in order to make the image available such as de-interlacing, demosaicing, and re-formatting. It can be also capable of buffering frames and providing real-time control of the device providing the frames. | |
| − | + | The developed system will be able to get the processed information as given by the HW accelerator and make this available to the CPU and to the user as a V4L2 device, which can be made part of a GStreamer pipeline. It will also be capable of controlling the desired output format from the FPGA system. | |
| − | The | + | The system will also be able to capture frames from a FPGA-connected camera which can have some FPGA pre-processing before being passed to the CPU for performing some operations by the user application. |
| + | |||
| + | ==Topology== | ||
| + | |||
| + | [[File:V4l2 pcie software stack frame grabber.png|frame|center]] | ||
<noinclude> | <noinclude> | ||
| − | {{ | + | {{V4L2_FPGA/Foot|Introduction/Overview|Introduction/Sink}} |
</noinclude> | </noinclude> | ||
Latest revision as of 13:02, 16 July 2020
| V4L2 FPGA |
|---|
Error creating thumbnail: Unable to save thumbnail to destination |
| Introduction |
| Getting the Code |
| Examples |
| GStreamer Pipelines |
| Supported Platforms |
| Contact Us |
The frame grabber is a device that can capture single frames or a video stream. This device also enables high-speed image acquisition of high-resolution images with special synchronization features in real-time. It can manage the image data load from the camera to the system by utilizing the capabilities of the PCI-e or AXI bus by using the direct memory access controller in the frame grabber which frees to CPU to perform other tasks.
These systems are also able to perform other tasks in order to make the image available such as de-interlacing, demosaicing, and re-formatting. It can be also capable of buffering frames and providing real-time control of the device providing the frames.
The developed system will be able to get the processed information as given by the HW accelerator and make this available to the CPU and to the user as a V4L2 device, which can be made part of a GStreamer pipeline. It will also be capable of controlling the desired output format from the FPGA system.
The system will also be able to capture frames from a FPGA-connected camera which can have some FPGA pre-processing before being passed to the CPU for performing some operations by the user application.
Topology
