From RidgeRun Developer Connection
|
|
| Line 31: |
Line 31: |
| | |- | | |- |
| | ! scope="row" | Hardware 2D/3D Graphics Acceleration | | ! scope="row" | Hardware 2D/3D Graphics Acceleration |
| − | | style="text-align: left" | <li>OpenGL ES 1.1/2.0/3.0</li><br><li>OpenCL 1.1 EP</li><br><li>OpenVG 1.1, 2DBLT, 2 layer composition, 4 shaders—594 MHz</li> || style="text-align: left" | 1.5 GHz | + | | style="text-align: left" | <li>OpenGL ES 1.1/2.0/3.0</li><li>OpenCL 1.1 EP</li><li>OpenVG 1.1, 2DBLT, 2 layer composition, 4 shaders—594 MHz</li> || style="text-align: left" | <li>OpenGL/ES 3.1</li><li>Open CL 1.2</li><li>Vulkan, 4 shaders |
| | + | |- |
| | + | ! scope="row" | Camera Sensor Interface (CSI) |
| | + | | style="text-align: left" | <li>OpenGL ES 1.1/2.0/3.0</li><li>OpenCL 1.1 EP</li><li>OpenVG 1.1, 2DBLT, 2 layer composition, 4 shaders—594 MHz</li> || style="text-align: left" | OpenGL/ES 3.1, CL 1.2, Vulkan, 4 shaders |
| | |} | | |} |
| | | | |
Revision as of 12:32, 8 November 2018
| Features |
i.MX6 Quad / i.MX6 Dual |
i.MX8M Dual / i.MX8M QuadLite / i.MX8M Quad
|
| CPU
|
(i.MX 6Quad) 4 x Cortex-A9(i.MX 6Dual) 2 x Cortex-A9 |
Arm Cortex-A53 MPCore platformArm Cortex-M4 core platform
|
| Maximum CPU Frequency
|
1.2 GHz |
1.5 GHz
|
| I-Cache/D-Cache
|
32 KB/32 KB L1, 1 MB L2 |
- Arm Cortex-A53:
- 32 KB L1 Instruction Cache
- 32 KB L1 Data Cache
- Support L1 cache RAMs protection with parity/ECC
- Arm Cortex-M4:
- 16 KB L1 Instruction Cache
- 16 KB L1 Data Cache
- 256 KB tightly coupled memory (TCM)
|
| External Memory Interface
|
2 x 32 LP-DDR2, 1-ch. x 64 DDR3/DDR3L |
32/16-bit DRAM interface: LPDDR4-3200, DDR4-2400, DDR3L-16008-bit NAND-FlasheMMC 5.0 FlashSPI NOR FlashQuadSPI Flash with support for XIP
|
| Display Interface
|
HDMI + PHY 2 x parallel, 2 x LVDS, MIPI DSI |
- HDMI Display Interface:
-HDMI 2.0a (1 display): up to 4096x2160 @ 60 Hz, support HDCP 2.2 and HDCP 1.4
- 20+ Audio interfaces 32-bit @ 384 kHz fs with Time Division Multiplexing (TDM) support
- S/PDIF input and output
- Audio Return Channel (ARC) on HDMI
- Upscale HD graphics to 4K for display
- Downscale 4K video to HD for display
- Display Port
- Embedded Display Port
- MIPI-DSI Display Interface:
- MIPI-DSI 4 channels supporting one display, up to 1920x1080 @ 60 Hz
- LCDIF display controller
- Output can be LCDIF output or DC display controller output
- Audio:
- S/PDIF input and output
- Five synchronous audio interface (SAI) modules supporting I2S, AC97, TDM, and
codec/DSP interfaces, including one SAI with 16 Tx and 16 Rx channels, one SAI with 8 Tx and 8 Rx channels and three SAI with 2 Tx and 2 Rx channels
- One SAI for 8 Tx channels for HDMI output audio
- One S/PDIF input for HDMI ARC input
- Camera inputs:
- Two MIPI-CSI2 camera inputs (4-lane each)
|
| Hardware Video Acceleration
|
HD (1080 + 720)p30 video decode
HD 1080p30 video encode |
- Video Processing Unit:
-
4Kp60 HEVC/H.265 main, and main 10 decoder
- 4Kp60 VP9 decoder
- 4Kp30 AVC/H.264 decoder
- 1080p60 MPEG-2, MPEG-4p2, VC-1, VP8, RV9, AVS, MJPEG, H.263 decoder
|
| Hardware 2D/3D Graphics Acceleration
|
OpenGL ES 1.1/2.0/3.0OpenCL 1.1 EPOpenVG 1.1, 2DBLT, 2 layer composition, 4 shaders—594 MHz |
OpenGL/ES 3.1Open CL 1.2Vulkan, 4 shaders
|
| Camera Sensor Interface (CSI)
|
OpenGL ES 1.1/2.0/3.0OpenCL 1.1 EPOpenVG 1.1, 2DBLT, 2 layer composition, 4 shaders—594 MHz |
OpenGL/ES 3.1, CL 1.2, Vulkan, 4 shaders
|
