Difference between revisions of "IMX8/IMX6vsIMX8"
< IMX8
Line 9: | Line 9: | ||
|- | |- | ||
! scope="row" | CPU | ! scope="row" | CPU | ||
− | | style="text-align: | + | | style="text-align: left" | <li>(i.MX 6Quad) 4 x Cortex-A9</li><li>(i.MX 6Dual) 2 x Cortex-A9<li> || style="text-align: left" | <li>Arm Cortex-A53 MPCore platform</li><li>Arm Cortex-M4 core platform</li> |
|- | |- | ||
! scope="row" | Maximum CPU Frequency | ! scope="row" | Maximum CPU Frequency | ||
− | | style="text-align: | + | | style="text-align: left" | <li>1.2 GHz</li> || style="text-align: left" | <li>1.5 GHz</li> |
|- | |- | ||
! scope="row" | I-Cache/D-Cache | ! scope="row" | I-Cache/D-Cache | ||
− | | style="text-align: | + | | style="text-align: left" | 32 KB/32 KB L1, 1 MB L2 || style="text-align: left" | '''Arm Cortex-A53:'''<br><li>32 KB L1 Instruction Cache<br></li><li>32 KB L1 Data Cache<br></li><li>Support L1 cache RAMs protection with parity/ECC<br></li>'''Arm Cortex-M4:'''<br><li>16 KB L1 Instruction Cache<br></li><li>16 KB L1 Data Cache<br></li><li>256 KB tightly coupled memory (TCM)</li><br> |
|- | |- | ||
! scope="row" | External Memory Interface | ! scope="row" | External Memory Interface | ||
− | | style="text-align: | + | | style="text-align: left" | 2 x 32 LP-DDR2, 1-ch. x 64 DDR3/DDR3L|| style="text-align: left" | <li>32/16-bit DRAM interface: LPDDR4-3200, DDR4-2400, DDR3L-1600</li><li>8-bit NAND-Flash</li><li>eMMC 5.0 Flash</li><li>SPI NOR Flash</li><li>QuadSPI Flash with support for XIP</li> |
|- | |- | ||
! scope="row" | Display Interface | ! scope="row" | Display Interface | ||
− | | style="text-align: left" | HDMI + PHY, 2 x parallel, 2 x LVDS, MIPI DSI || style="text-align: | + | | style="text-align: left" | HDMI + PHY, 2 x parallel, 2 x LVDS, MIPI DSI || style="text-align: left" | '''HDMI Display Interface:'''<br> |
<li>HDMI 2.0a (1 display): up to 4096x2160 @ 60 Hz,<br>support HDCP 2.2 and HDCP 1.4<br></li><li>20+ Audio interfaces 32-bit @ 384 kHz fs with Time Division Multiplexing (TDM) support<br></li><li>S/PDIF input and output<br></li><li>Audio Return Channel (ARC) on HDMI<br></li><li>Upscale HD graphics to 4K for display<br></li><li>Downscale 4K video to HD for display<br></li><li>Display Port<br></li><li>Embedded Display Port</li><br> | <li>HDMI 2.0a (1 display): up to 4096x2160 @ 60 Hz,<br>support HDCP 2.2 and HDCP 1.4<br></li><li>20+ Audio interfaces 32-bit @ 384 kHz fs with Time Division Multiplexing (TDM) support<br></li><li>S/PDIF input and output<br></li><li>Audio Return Channel (ARC) on HDMI<br></li><li>Upscale HD graphics to 4K for display<br></li><li>Downscale 4K video to HD for display<br></li><li>Display Port<br></li><li>Embedded Display Port</li><br> | ||
'''MIPI-DSI Display Interface:'''<br><li>MIPI-DSI 4 channels supporting one display, up to 1920x1080 @ 60 Hz<br></li><li>LCDIF display controller<br></li><li>Output can be LCDIF output or DC display controller output</li><br> | '''MIPI-DSI Display Interface:'''<br><li>MIPI-DSI 4 channels supporting one display, up to 1920x1080 @ 60 Hz<br></li><li>LCDIF display controller<br></li><li>Output can be LCDIF output or DC display controller output</li><br> | ||
Line 30: | Line 30: | ||
|- | |- | ||
! scope="row" | Hardware Video Acceleration | ! scope="row" | Hardware Video Acceleration | ||
− | | style="text-align: | + | | style="text-align: left" | HD (1080 + 720)p30 video decode<br>HD 1080p30 video encode || style="text-align: left" | <li>Video Processing Unit:<br> |
4Kp60 HEVC/H.265 main, and main 10 decoder<br>4Kp60 VP9 decoder<br>4Kp30 AVC/H.264 decoder<br>1080p60 MPEG-2, MPEG-4p2, VC-1, VP8, RV9, AVS, MJPEG, H.263 decoder</li> | 4Kp60 HEVC/H.265 main, and main 10 decoder<br>4Kp60 VP9 decoder<br>4Kp30 AVC/H.264 decoder<br>1080p60 MPEG-2, MPEG-4p2, VC-1, VP8, RV9, AVS, MJPEG, H.263 decoder</li> | ||
|- | |- |
Revision as of 11:00, 8 November 2018
|
Features | i.MX6 Quad / i.MX6 Dual | i.MX8M Dual / i.MX8M QuadLite / i.MX8M Quad |
---|---|---|
CPU | ||
Maximum CPU Frequency | ||
I-Cache/D-Cache | 32 KB/32 KB L1, 1 MB L2 | Arm Cortex-A53: |
External Memory Interface | 2 x 32 LP-DDR2, 1-ch. x 64 DDR3/DDR3L | |
Display Interface | HDMI + PHY, 2 x parallel, 2 x LVDS, MIPI DSI | HDMI Display Interface: support HDCP 2.2 and HDCP 1.4 MIPI-DSI Display Interface: Audio: supporting I2S, AC97, TDM, and codec/DSP interfaces, three SAI with 2 Tx and 2 Rx channels Camera inputs: |
Hardware Video Acceleration | HD (1080 + 720)p30 video decode HD 1080p30 video encode |
4Kp60 HEVC/H.265 main, and main 10 decoder 4Kp60 VP9 decoder 4Kp30 AVC/H.264 decoder 1080p60 MPEG-2, MPEG-4p2, VC-1, VP8, RV9, AVS, MJPEG, H.263 decoder |
Hardware 2D/3D Graphics Acceleration | HDMI + PHY, 2 x parallel, 2 x LVDS, MIPI DSI | 1.5 GHz |