i.MX8 - IMX6vsIMX8

From RidgeRun Developer Connection
< IMX8
Revision as of 16:46, 7 November 2018 by Jcruz (talk | contribs)
Jump to: navigation, search



NXP Partner Program Registered Vertical.jpg NXP Partner Program Horizontal.jpg
  Index  





Features i.MX6 QuadPlus / i.MX6 DualPlus i.MX8M Dual / i.MX8M QuadLite / i.MX8M Quad
CPU (i.MX 6QuadPlus) 4 x Cortex-A9
(i.MX 6DualPlus) 2 x Cortex-A9
Arm Cortex-A53 MPCore platform
Arm Cortex-M4 core platform
Maximum CPU Frequency 1.2 GHz 1.5 GHz
I-Cache/D-Cache 32 KB/32 KB L1, 1 MB L2
  • Arm Cortex-A53:

  • 32 KB L1 Instruction Cache
    32 KB L1 Data Cache
    Support L1 cache RAMs protection with parity/ECC
  • Arm Cortex-M4:

  • 16 KB L1 Instruction Cache
    16 KB L1 Data Cache
    256 KB tightly coupled memory (TCM)


    Previous: Carrier_Boards/Supported_Boards Index Next: Carrier_Boards/iMX8MEVK